SiC JFET, compared with SiC MOSFET, is attractive for high power, high temperature applications because it is free of gate oxide reliability issues. Trenched-and-Implanted VJFET (TI-VJFET) does not require epi-regrowth and is capable of high current density. In this work we demonstrate two trenched-and-implanted normally-off 4H-SiC vertical junction field-effect transistors (TI-VJFET), based on 120µm, 4.9×10 14 cm -3 and 100µm, 6×10 14 cm -3 drift layers. The corresponding devices showed blocking voltage (V B ) of 11.1kV and specific on-resistance (R SP_ON ) of 124mΩcm 2 , and V B of 10kV and R SP_ON of 87mΩcm 2 . A record-high value for V B 2 /R SP_ON of 1149MW/cm 2 was achieved for normally-off SiC FETs.
Introduction
SiC semiconductor is attractive for high power and high temperature applications. Great progress has been made in the development of power SiC MOSFETs [1] . However, the reliability of SiC MOSFETs under high temperature and high electric field could be a major concern [2]. SiC JFETs, free of gate oxide, are excellent devices to fully explore the benefit of SiC. Trenched-and-implanted VJFET (TI-VJFET) was able to achieve high current density without epi-regrowth [3] and the first very high voltage (≥10kV) normally-off TI-VJFET has been reported [4] . In this paper, we report the demonstration of normally-off 11.1kV TI-VJFET with low leakage current (1.9mA/cm 2 ) and specific on-resistance of 124mΩcm 2 , based on 120µm drift layer, doped to 4.9×10 14 cm -3 . Normallyoff 10kV TI-VJFET was also demonstrated, based on a thinner (100µm), 6×10 14 cm -3 doped drift layer, leading to a substantially reduced measured R SP_ON of 87mΩcm 2 , the lowest specific onresistance reported up to date for an unipolar switch with ≥10kV blocking voltage. A record-high value of 1149MW/cm 2 for the figure of merit V B 2 /R SP_ON was achieved for normally-off SiC FETs.
Fabrication and Characterization 11.1kV, 124mΩcm 2 device. Cross sectional view of an unit cell of TI-VJFET is shown in Fig. 1 . The active area is 9.38×10 -4 cm 2 . The device uses a drift layer of 120µm, doped to 4.9×10 14 cm -3 . The channel layer is 3.5µm thick doped to 4.3×10 15 cm -3 . The top n + layer is used to form ohmic contact to the source. The vertical channel width (W VC ) is 0.55µm. First, trenches for gate were etched by inductively coupled plasma (ICP), using CF 4 and O 2 gas mixture. Then, a three-step aluminum implantation was done to create a vertical gate, blocking junction and a junction termination extension (JTE) region [3] , followed by post-implantation annealing at 1,550°C for 30 min. Multi-step JTE was formed by ICP etching. Surface passivation was done by thermal oxidation at 1,100°C for 3 hours in wet O 2 followed by a 200-nm PECVD silicon nitride. Then, the passivation layer was removed only from the source mesa tops and TiW/Ni (90nm/20nm) contacts were defined by self-aligned process through photoresist planarization and etch-back and metal lift-off [3] . Ni/Al (300/20nm) layer was deposited on the drain to serve as ohmic contact. Annealing for source and drain ohmic contacts was done at 1,050 o C for 10min. The gate ohmic contact was defined by photolithography, using sputtered TiN/Ti (100nm/100nm) film, which was then annealed at 700 o C for 10min. Then, polyimide planarization layer was deposited and etched back in oxygen plasma and thick overlay metal for source and gate was deposited. Finally, the device was packaged in a high voltage package ( Fig. 2 ) and tested. Fig.3 shows the I-V curves of the fabricated TI-VJFET. In blocking mode the device was tested with drain voltage V D up to 11.1kV and gate voltage of V G =0V. It shows very low leakage current of 18.8µA at blocking voltage of 11.1kV, corresponding to a current density of 1.9mA/cm 2 when normalized to the total device blocking junction area. The leakage current on Fig. 3 was multiplied by a factor of 100 to show more detailed dependence. The forward current density J D reaches 50A/cm 2 at V D =6.5V and V G =5V and 23A/cm 2 at V D =3V and V G =4V, respectively. The specific 
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Silicon Carbide and Related Materials 2005 on-resistance, normalized to the device active area is R SP_ON =124mΩcm 2 for J D =23A/cm 2 at V D =3V and V G =4V. The measured R SP_ON is lower than the theoretical R SP_ON of 166mΩcm 2 , due to current spreading effect in the thick drift layer. 10kV, 87mΩcm 2 device. Cross sectional view of the second TI-VJFET device unit cell structure is shown in Fig. 3 . The device uses a thinner drift layer of 100µm with doping of 6×10 14 cm -3 . The doping concentration was determined by C-V measurements of large area Schottky diode fabricated on top of the lightly doped drift layer (Fig. 4) . The channel layer is 4µm doped to 5×10 15 cm -3 and is covered by an n + ohmic contact cap layer. The vertical channel width (W VC ) is 0.7µm. The device active area is 9.3×10 -4 cm 2 .
Fabrication started with gate trenches etching by ICP, using CF 4 and O 2 gas mixture. Then a three-step Al implantation was done [3] , followed by post-implantation annealing at 1,550°C for 30 min. Multi-step JTE was done by ICP etching. Surface passivation was done by thermal oxidation at 1,100°C for 3 hours in wet O 2 followed by a 200-nm PECVD silicon nitride. Both source and gate ohmic contact were done by self-aligned process through photoresist planarization and etch-back [3] . The source metal was TiW/Ni (90nm/20nm) and the gate metal was TiW/Ni(100nm/20nm). The drain ohmic contact metal was Ni/Al (300/20nm). A single ohmic contact annealing at 1,050°C for 10 min was done. Finally, polyimide planarization layer was coated and etched back and thick overlay metal for source and gate was deposited. Fig. 6 shows I-V curves of the fabricated TI-VJFET. The blocking voltage V B has been measured in excess of 10kV at V G =0V. Note that the leakage current has been multiplied by a factor of 10 to show the detailed dependence. Forward J D reaches 50A/cm 2 at V D =5.2V and V G =3V and 22.2A/cm 2 at V D =2V and V G =3V, respectively. Gate current at V D =15V at various V G was also showed. The specific on-resistance of R SP_ON is 87mΩcm 2 for J D =23A/cm 2 at V D =2V and V G =3V. This low specific on-resistance includes the effect of current spreading because the drift layer is very thick. Computer simulation including current spreading in JTE region shows a specific on resistance of 106 mΩcm 2 , which is the specific resistance of the drift layer of 100µm, doped to 6x10 14 cm -3 . The gate currents corresponding to each of the gate bias voltages are also shown in Fig. 6 . It is seen that when gate bias is 3V, the corresponding gate current is 0.5mA. When the gate bias is reduced to Materials Science Forum Vols. 527-529 2.5V the gate current is decreased to 24µA. Hence, the gate current gains are 150 and 1667 for gate biases of 3V and 2.5V, respectively.
Conclusion
Trenched-and-implanted normally-off 4H-SiC vertical junction field-effect transistors (TI-VJFET) were fabricated and tested. A blocking voltage of 11.1kV and a specific on-resistance (R SP_ON ) of 124mΩcm 2 was achieved with a 120µm, 4.9×10 14 cm -3 doped drift layer. A blocking voltage of 10kV and specific on-resistance R SP_ON of 87mΩcm 2 were achieved with a 100µm, 6×10 14 cm -3 doped drift layer, which corresponds to the lowest R SP_ON reported up to date for an unipolar switch with ≥10kV blocking voltage, and a record-high value of 1149MW/cm 2 
